(twice amended) A method of debugging a processor, said 21. method comprising: a) providing information about processor activity in real time; and b) associating the instructions executed by the processor with the information about processor activity, wherein 6 [said step of providing information about processor activity 7 includes providing information about every instruction executed by 8 9 the processor]. said step of providing information about processor activity 10 includes providing information that the processor has not executed 11 an instruction during the last processor cycle. 12 (amended) A method according to claim [22] 21, wherein: 1 23. [said step of providing information about processor activity 2 includes providing information that the processor has not executed an instruction during the last processor cycle] said step of providing information about processor activity 5 includes providing information about every instruction executed by 6

Kindly add new claims 26 and 27 as follows.

7

the processor.

- 1) 26. A processor having a real time debugging interface, said
- 3 a) instruction memory means for storing instructions to be
- 4 executed by said processor;

processor comprising:

2

- b) program counter means coupled to said instruction memory
- 6 means for indexing said instructions;
- 7 c) cause register means for indicating information regarding
- 8 interrupts and exceptions; and
- 9 d) first decoder means for indicating information about an
- 10 instruction executed by said processor during a clock cycle, said
- /11 first decoder means being coupled to said instruction memory
- 12 means, said program counter means, and said cause register means,
- 13 said first decoder means having a first output, wherein
- 14 said first output provides information regarding activity of
- 15 said processor in real time,
- said clock cycle is a processor clock cycle,
- 17 said first decoder means updates said information about each
- 18 instruction executed by said processor for each said processor
- 19 clock cycle, and
- 20 said information about each instruction executed by said
- 21 processor includes an indication whether or not an instruction has
- 22 been executed since a previous processor cycle.

1 %.

An embedded system having a plurality of processors and a

- 2 real time debugging interface, said system comprising:
- 3 a) a plurality of instruction memory means for storing
- 4 instructions to be executed by a respective one of said plurality
- 5 of processors;
- 6 b) a plurality of program counter means, each coupled to a
- 7 respective one of said plurality of instruction memory means for
- 8 indexing contents of said instruction memory means;
- 9 c) a plurality of cause register means for indicating
- 10 information regarding interrupts and exceptions for a
- 11 corresponding one of said plurality of processors, each of said
- 12 cause register means being coupled to a respective one of said
- 13 processors; and
- 14 d) a plurality of first decoder means, each said first decoder
- 15 means coupled to a respective one of said instruction memory
- 16 means, to a respective one of said program counter means, and a
- 17 respective one of said cause register means, each said first
- 18 decoder means for indicating information about an instruction
- 19 executed during a clock cycle by a respective one of said
- 20 processors, each said first decoder means having a first output,
- 21 wherein
- 22 each said first output provides information regarding
- 23 activity of said processor in real time,
- 24 said clock cycle is a processor clock cycle,

each said first decoder means updates said information about each instruction executed by a respective processor for each said processor clock cycle of said respective processor, and

28

29

30

31

each said information about each instruction executed by a respective processor includes an indication whether or not an instruction has been executed since a previous processor cycle of said respective processor.

REMARKS

The Applicants appreciate the Examiner's cooperation in the telephone interview of February 25. During the interview it was agreed that if the claims were amended to state "directly coupled" rather than merely "coupled", they would define over the art of record. It is the understanding of the undersigned that the word "connected" is typically used to mean directly coupled whereas the word "coupled" allows for intermediate elements between the elements which are "coupled". Therefore, the claims have been amended to change the word "coupled" to the word "connected". It is submitted that this is the same as "directly coupled".

New claims 26 and 27 correspond to original claim 4 and 14 which the Examiner has indicated as being allowable.

In light of all of the above, it is submitted that the claims are in order for allowance, and prompt allowance is earnestly